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ABSTRACT 
 
The input stage design in CFOAs is primarily responsible for determining the performance of the 
amplifier, including CMRR [1], [2]. This paper presents the designs of two new CFOAs, one 
employing a cascoding technique, the other a bootstrapping technique, that provide both a high 
CMRR (common-mode rejection ratio) and a reduced d.c. offset voltage. Moreover, the new 
CFOAs design exhibits an extended high frequency bandwidth, and improved gain accuracy, 
enabling them to be used in applications requiring variable closed-loop gains with constant 
bandwidth. 
 
Keywords: voltage-mode operational amplifier; Analogue signal processing; Current-feedback op-amp; 
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1. Introduction 
 
The term operational amplifier or “op–amp” refers to class of high gain DC coupled amplifier 
with two inputs, inverting and non-inverting, and a single output [3], [4]. The op-amp is used 
extensively in almost every electronic system, as it is the backbone, and the core of all fields of 
electronic signal processing [5], [6]. 
 
In electronic circuit design, there are many occasions where a general-purpose voltage-mode 
operational amplifier (VOA) is useful. If the application calls for differential inputs, high input 
impedance, low output impedance, high common-mode rejection ratio (CMRR), and low input 
referred offset voltage, the (VOA) provides a basic topology for achieving these requirements. 
Unfortunately, it has inherent limitations in both the gain-bandwidth trade-off and slew-rate (SR) 
[7], [8].  Typically, the gain-bandwidth product is a constant and the slew-rate is limited to a 
maximum value determined by input stage bias current [9]. The slew-rate limitations of the VOA 
are overcome in the alternative architecture op-amp, referred to as the current-feedback op-amp 
(CFOA) [10], [11]. CFOAs have been around approximately 35 years, but their popularity 
increased in only the last 15 years. CFOAs have greater slew rate than VOAs, thus, CFOAs are 
receiving increasing attention as basic building blocks in analog circuit design, and are now 
recognized for their excellent performance in analog signal processing [12]. CFOAs can 
therefore be better at solving high frequency problems than their VOA counterparts [13], [14].  
 
Despite exhibiting excellent high frequency and high speed performance, current-feedback 
operational amplifiers (CFOAs) generally exhibit poor 10.1080/21681724.2015.1023366In the 
new designs presented here, a cascoding technique is employed in the input stage.  The 
simulation results presented below show significant improvements in performance of CMRR, 
power supply rejection ratio (PSRR), and bandwidth, as well as a desirable reduction in input 
referred offset voltage. 
 
2. AN ESTABLISHED INPUT ARCHITECTURE 
 
For comparison purposes, the schematic circuit of an established CFOA architecture is shown in 
Fig.1. [20].  
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Figure 1. Schematic of an established CFOA architecture 
 
For simplicity in a first-order analysis, the NPN and PNP transistors are assumed to have 
identical characteristics. Within the contour A, Q1 together with its emitter load (bias current 
source IQ with output resistance rs) and Q3 comprise an input ‘half-circuit’ and it is this half-
circuit concept that is explored further in this paper.  The other half-circuit, comprising Q2 and its 
emitter load and Q3, behaves in an identical, complementary, manner.  Consider, first, the 
CMRR, .  Fig. 2, in which diode D1 represents the base-emitter junction of Q1, shows an 
equivalent circuit for A when a common-mode input signal, vcm, is applied.  As far as the change, 
i, in the collector current of Q3 is concerned, the circuit behaves like a 1:1 current mirror in 
which the effective rail supply is decreased in amount by vcm, so, i comprises two components, 
viz, –(vcm /rs) due to the current change in D1and –(vcm /ro) due to the change in collector emitter 
voltage across the common-emitter collector output resistance, ro, of Q3. Thus: 
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This neglects the current change in the collector-base resistance, r, of Q3, but since r>>ro [21], 
this is negligible. The common-mode current, icm, flowing in load impedance Z, in Fig. 1, after 
being transmitted via the 1:1 current mirrors CM1, CM2 is double that given in equation 1, 
because of the complementary action of Q2, Q4 Hence, 
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Fig. 3 shows the equivalent circuit for A when a differential-mode signal, vdm, is applied.  Again, 
i has two major components, one due to change in base-emitter voltage (vdm), and the other due 
to change in collector-emitter voltage of Q3 
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Figure 2. Representation of section A, for common mode signal vcm 
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In this equation gm (the transconductance of Q3)=IQ/VT, with VT (=KT/q) being the ‘thermal 
voltage’ (25mV at room temperature).  As with icm, idm is double that given by equation 3. Given that 
idm is the differential-mode current. 
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The approximation is valid as gm >> 1/ro where, ro=VA/IQ, VA (>>VT) being the Early voltage.  
From equations 2 and 4; 
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For the special case rs=ro, 
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This equation is applicable when IQ is the output of a simple current mirror, as is meant to be the 
case for Fig. 1. Table 1 shows summaries of the variations of CMRR, Adm and Acm with 
changing values of rce1; rce2; re1, and re2.  
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Figure 3. Representation of section A, for differential-mode signal vdm 
To test this theoretical result, the full transistor level CFOA shown in Fig. 4 was simulated using 
SPICE.  This was undertaken using Analog Devices XFCB device parameters. The variations of 
CMRR, Adm and Acm with changing values of rce1, rce2, re1 and re2 are listed in Table 1. The 
obtained frequency responses of Adm, Acm and CMRR are shown in Fig. 5.  The values of the 
Early voltages VAP of the PNP devices Q7 and Q4, and VAN of the NPN device Q5 and Q3 were 
then doubled and the simulation repeated.  
 
Increase parameter CMRR Adm Acm 
rce1, and rce2 Increases No change Decreases 
re1, and re2 Decreases Decreases No change 
Table 1 
 
These results are shown in Fig. 6. The results presented in Fig. 7 correspond to Early voltages of 
the input transistors four times greater than the actual AD-XFCB parameters.  Although 
changing the values of VA in practice is virtually impossible, as a simulation exercise since 
rce≈VA/ICQ, comparison of the results does confirm the anticipated significance of rce in 
determining the CMRR of the CFOA. 
  
In moving from Fig. 5 through to Fig. 7, the values of Acm decreased as expected by 6dB, the 
values of Adm remained almost unchanged, and the CMRR increased by 6dB for each step in 
doubling of VA. Consider, next, the offset voltage, Vos. This is the voltage at the emitter of Q3 
when Fig. 1 is connected as a unity-gain follower (Vo connected to the inverting input), and VI is 
set to zero. Ideally, Vos = 0, but in reality Vos is finite (a few mV) because of mismatch in the 
VBEs of Q1, Q3. Finally, consider the SR. This, like Vos, is measured in the unity-gain 
configuration with a resistance (typically between 750Ω and 2kΩ for 15V rail supplies) [22] 
connected between Vo and the inverting input, when a positive step voltage is applied at the non-
inverting input. Transistors Q1 and Q4 (Fig. 1) tend to switch off and the SR is limited by the 
current, IQ available at the base of Q3. 
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Figure 4. Circuit diagram of a basic CFOA 
 
     100                                                                                                                                                                      
                                                            Ad (10KHZ, 81.187dB)    
 
                                                   CMRR(10KHZ, 50.942dB) 
         0                                
                                  Ac (10KHZ, 30.245dB) 
 
 
    –100                        
          1KHZ        10KHZ                     1MHZ                                     100MHZ                           10GHZ 
                                          Frequency     
(d
B
) 
 
Figure 5. SPICE results for Adm, Acm and CMRR versus frequency for Fig. 4 using AD-XCFB 
process parameters. 
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Figure 6. Adm, Acm and CMRR versus frequency, as in Fig. 5, except that VA has been doubled 
for the input stage devices. 
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Figure 7. Adm, Acm and CMRR versus frequency, as in Fig. 6 except that VA has been quadrupled 
for the input stage devices. 
 
3. Quiescent power dissipation 
 
The quiescent power dissipation for any amplifier circuit is a characteristic, which designers 
usually try to minimize. It is apparent from Fig.4 that there are eight conduction paths, from 
+VCC power supply to the –VCC power supply, each passing a quiescent current IQ, defined by R, 
+VCC, –VCC. 
 
The quiescent power dissipation PQ is this given by 
   
QCCQCCQ IVIVP 1682                                                                                                             (7) 
 
where, 
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Alternatively, we can write, 
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4. CFOA with cascoding 
 
Fig. 8 shows the proposed Cascode CFOA design. The box, A, encloses a cascode current mirror 
which is replicated three times, in NPN form, in the input stage. A similar PNP cascode current 
mirror also replicated three times in the design. The output stage of the CFOA is a class-AB 
complementary pair. The mirror-symmetry of the input stage about an imaginary horizontal line 
joining the ‘+’, and ‘–’ inputs guarantees a low offset voltage. The cascode transistors Q15, Q16 
increase the effective collector output resistances of Q3, Q4, respectively. 
 
 
Figure 8. A CFOA with Cascoding  
 
5. CFOA with forward and reverse-bootstrapping 
 
A bipolar-transistor CFOA based on an alternative cascode scheme is shown in Fig.9, and should 
be compared with the Cascode CFOA shown in Fig.8. Fig. 9 shows an improved CFOA with a 
novel input stage that utilises both forward and reverse boot-strapping to achieve the desired 
effect of increasing significantly the CMRR.   
 
In Fig. 9, the Cascode Current-mirrors [21], (Q7+Q8+Q13+ Q14+ Q26+Q35) and 
(Q5+Q6+Q15+Q16+Q25+Q36) are supplied with a common input current, IQ, via the resistor RQ. 
Since the action of the two buffered-mirrors is the same, only one is considered here, 
(Q7+Q8+Q13+ Q14+ Q26+Q35), Q17, with its base bias provided by the diode-connected transistors 
Q19, Q21 and Q23, increases the output resistance of the Q14 cascode current source, and in the 
same way Q18 cascodes Q16 and increases the output resistance of Q16.  The input transistors Q1 
and Q2 are cascoded by Q9 and Q11 respectively. 
 
This novel input circuit topology gives higher CMRR, and lower DC offset voltage because the 
use of both casoding and boot-strapping results in a significant decrease in the common-mode 
currents within the input stage. 
 
Figure 9. Circuit diagram of a CFOA using Forward and Reverse-Bootstrapping 
 
6. Simulation results 
 
OrCAD PSpice was used to verify the operation and performance of the circuits.  The technology 
used in the simulation was the complementary bipolar XFCB process of Analog Devices, Santa 
Clara, California (see Acknowledgements).  
 
The power supply voltages were set to 4.5V.  For comparative assessment three CFOAs were 
simulated, namely, (i) a conventional CFOA [23] (ii) the Cascode CFOA shown in Fig.8, and 
(iii) the Forward and Reverse Bootstrapping CFOA shown in Fig.9.  All three were simulated 
with the same technology parameters, and were set to operate at a bias current, IQ, equal to 
0.50mA. A list of the simulated characteristics of both improved CFOAs, and conventional 
CFOA is given Table .2. The CMRR in both the Cascode CFOA, and the Forward and Reverse 
Bootstrapping CFOA have been increased, to about 80.1dB, and 90.5dB respectively, whilst in 
the conventional CFOA it remains at about 50.4dB. Fig .10 gives the PSpice simulation of the 
CMRR vs. frequency characteristic for the three CFOAs. A substantial improvement in the 
CMRR has thus been achieved.  
 
Fig. 11 shows that the overall AC gain accuracy for the Cascode CFOA is given as 800µV, 
compared to 5.9mV for the conventional CFOA and 6.2mV for the Forward and Reverse-
Bootstrapping CFOA.  For the Forward and Reverse Bootstrapping CFOA the bandwidth was 
69MHz, and for the Cascode CFOA and the conventional CFOA was 65.6MHz, and 52.3MHz 
respectively as shown in Fig 12.  The transient results for the three CFOAs, driving a 10K load 
resistance, are shown in Fig 13, and Table 2.  The non-inverting impedances of the three CFOAs 
were determined, and the results are in line with the expected values for a differential signal, Fig 
14, and Table 2.  Fig 15 shows the inverting input impedance response versus the frequency for 
the three CFOAs. Table 2 shows that the DC offset voltage was reduced dramatically in both the 
Cascode CFOA, and the Forward and Reverse-Bootstrapping CFOA to 166mV, and 5.1mV, 
respectively; compared with the much larger 12.5mV of the conventional CFOA. 
 
 
 
 
Figure 10. CMRR~Frequency, comparisons 
 
 
 
Figure 11. AC gain accuracy ~ Frequency, comparisons 
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 Figure 12. Frequency responses for unity closed-loop gain comparisons 
 
 
 
 
Figure 13. Slew Rate comparisons 
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  Figure 14. Input impedance~frequency, comparisons for the CFOAs, each configured as a non-
inverting unity gain amplifier 
 
 
Figure 15. Input Resistances (inverting) ~Frequency comparisons 
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           (Frequency) 
100KHz 10MHz 1GHz   10GHz 
   40Ω 
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(100KHz, 36.565 Ω) Conventional CFOA 
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   25Ω 
1GHz 
 CONVENTIONAL CFOA 
(Fig .4) 
CASCODE CFOA (Fig .8) FORWARD & REVERSE 
BOOTSTRAPPING CFOA 
(Fig 9)  
CMRR 50.5dB 80.2dB 90.5dB 
Bandwidth 52.3MHz 65.6MHz 69MHz 
Inverting input 
resistance (at 0V d.c. 
input) 
36.6 32 39.1 
Non-inverting buffer 
input resistance (at 
0V d.c. input) 
825.2K  500.3K 1.3M 
AC gain error (Unity 
gain, Vin = 1V pp) 
5.9mV 800V 6.2mV 
Input offset voltage 
(at 0V d.c. input) 
12.3mV 166V 5.1mV 
Slew rates 
 
SR+ =1351V/s 
SR =965.6V/s 
SR+ =650.1V/s 
SR =360.3V/s 
SR+ =460.4V/s 
SR =290.2V/s 
  Table 2  
7. Conclusions and future work 
Analysis of the conventional CFOA has provided a deeper understanding of the internal 
operation of the circuit, and this work revealed that the shortcomings in CMRR, input referred 
offset voltage and gain accuracy of the CFOA are in the design of the input stage. This part of 
the amplifier is responsible for the poor CMRR performance compared with that of a voltage-
mode op-amp. Using the initial analysis of the conventional CFOA as a benchmark, two new 
CFOAs with improved performances have been designed and developed.  Both of these new 
CFOAs have a high CMRR with an acceptably high SR.  The benefits of greater accuracy, 
reduced DC offset voltage, together with an architecture that has a high CMRR, and acceptable 
bandwidth (of about 69MHz) make these CFOAs a welcome and useful addition to the analogue 
designer’s tool kit.  
 
However, the price paid for these improvements is a reduced output voltage swing for given rail 
voltages, because of vertical transistor stacking. Clearly, the new CFOAs do use more transistors 
but the performance advantages particularly in terms of CMRR improvement justify the 
increased complexity when this parameter is of paramount interest.  The primary disadvantage 
are the moderately high power supply voltages required.  The authors are currently modifying 
the design to reduce the power supply voltage requirements by replacing the conventional 
cascode circuits with folded-cascodes.  
Bipolar technology CFOA offer high-speed, high-bandwidth, high-slewing amplifier with low-
frequency noise performance at low quiescent currents. Moreover, bipolar transistors inherently 
offer better matching, resulting in lower offset voltages than CMOS for any given architecture. 
However, if the op amp interfaces with a high-impedance sensor, such as a thermocouple with 
some passive filtering, then keeping bias currents to a minimum will be important and CMOS is 
a better technology to choose.  
 
This work is on-going, and the authors anticipate being able to report new CFOAs using CMOS 
technologies and BiCMOS hybrid technology, the latter taking the best from both worlds and 
providing superior performance at a price point that is becoming more competitive. 
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